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Abstract
Life-assisting medical devices such as CMOS (LSIC)s, which operate with low power
and occupy a minimum area for long time operation and minimum cost, are becoming
more and more important in health care industry. Most of the life log devices use two
major blocks containing thermometer sensor along with bandgap circuits. These on-chip
voltage reference(BGC)s and temperature sensors are the most fundamental blocks for
analog circuits that play an important role in internet of things or low cost system on
chip applications. Moreover, voltage references are very common in mixed-signal designs
such as ADCs, DACs, PLLs and most significantly used in power management circuits.
Regarding the second part related to on-chip thermometer sensors, CMOS based ther-
mometers are prominent for their small area using low power consumption. These sensors
are employed in thermal applications to monitor the features of the circuits in terms of
temperature variation at process corners and mismatches. In this thesis, we explain the
design of a thermometer circuit that utilizes a BGR for low cost, low power applications.
The proposed CMOS thermometer sensor enunciates a linear characteristic between tem-
perature range from −40◦C to 125◦C with an inaccuracy of 3◦C. This circuit operates
for voltage supply ranges from 0.6 to 0.8V and with a static power consumption of 64nW
at typical 27◦C. The circuit utilizes the temperature dependency of threshold voltage of
MOSFET. Results of the sensor is verified across different corner and mismatch cases
with Monte Carlo Simulations. In the second part of the thesis, two low power (BGC)s
designs in CMOS 65nm technology, which are optimized for low power, and area, are
presented. First design can generate a reference voltage between temperature ranges
−40◦C to 125◦C with 2mV inaccuracy. Temperature Coefficient for this design is around
62ppm/◦C and the PSRR is 57dB @ 1 KHz in the supply range from 1V to 2V. The
design consumes 5µW in the overall temperature range. Second design works in the
same temperature range of −40◦C to 125◦C with an uncertainty of 8mV. Temperature
coefficient is approximately 111ppm/◦C and the PSRR is 33.3dB @ 1 KHz between 1.2V
to 2V supply voltage range. Power consumption is less than 1µW and requires much less
area compared to the first design. Both designs are simulated using Cadence Spectre
using UMC 65nm CMOS technology.
Keywords: CMOS Thermometer, Low Power Bandgap, LSI, Temperature Sensors,
Voltage References
LSI Uygulamaları için Düşük Güç Tabanlı Geniş Bant ve
Termometre Sensörü
Muhammad Arsalan Athar
Öz
Düşük güç tüketimine sahip, minimum alan kullanan ve düşük fabrikasyon maliyetiyle
uzun sure çalışan CMOS LSI gibi yaşam destekli tıbbı cihazlarına ilgi sağlık sektöründe
giderek artmaktadır. Yaşam boyu kullanımı olan cihazların çoğunda termal sensör ve
geniş bant aralığı devreleri içeren iki ana blok kullanılır. Chip-üstü gerilim referans BGR
ve sıcaklık sensörleri nesnelerin internet (IoT) ve düşük maliyetli SOC uygulamalarında
önemli rol oynayan analog devrelerin en temel kısımlarıdır. Dahası, gerilim referans
devreleri ADC, DAC ve PLL gibi karışık sinyal tasarımlarında da çok yaygındır ve en
önemlisi güç yönetim devrelerinde kullanılmaktadırlar. Tezin ikinci kısmında değinilen
çip-üstü sıcaklık sensorleriyle ilgili olaral, CMOS tabanlı termometreler düşük güç tüke-
timi ve küçük alanlarıyla ön plana çıkmaktadırlar. Bu sensörler thermal uygulamalarda
süreç köşelerinde sıcaklık değişimi ve uyuşmazlıkları değişimini izlemek için kullanılmak-
tadır. Bu tezde, düşük maliyetli ve düşük güç kullanımına sahip uygulamalar için BG
referansı kullanan bir termometre devresi tarasımı açıklanmaktadır.
Önerilen CMOS termometre sensörü, −40◦C ila 125◦C aralığındaki sıcaklıklarda ve
3◦C’lik yanlışlıkla doğru doğrusallık göstermektedir. Bu devre 0.5 ila 0.8 V aralığında
çalışmakta ve 27◦C de 64nW güç tüketimine sahiptir. Devre, tek nokta kalibrasyonlu
MOSFET’in eşik voltajının sıcaklığa bağımlılığını faydalı hale getirmektedir. Sensör
sonuçları farklı küvşelerde ve uyumsuzluklarda test edilip doğulanmıştır. Sıcaklı sen-
sörüyle çalışacak şekilde iki BGR devresi de önerilmiş ve tasarlanmıştır. Ilk tasarım -40
Â°C ila 125Â°C arasında çalışacak şekilde tasarlanmış olup, 2mVlik yanlışlık ile sonu
vermektedir. Sıcaklık katsayısı ise 62ppm/◦Cdir. Bu tasarımın PSRR değeri 1V ila 2V
aralığında, 1KHzâte 33.9dBâdir, ve güç tüketimi yaklaşık olarak 5uW. Ikinci tasarım ise
−40◦C ila 125◦C sıcaklık aralığında 8mV hata oranı ile çalışmaktadır. Sıcaklık katsayısı
111ppm/◦Cdir. PSRR değeri ise 1KHz 1.2V ve 2V aralığında 33.3dB. Güç tüketimi
1uW düşüktür. Sistem UMC 65nm CMOS teknolojisine sahip Cadence analog ve dijital
tasarım araçları kullanılarak tasarlanmış ve simüle edilmiştir.
Anahtar Sözcükler: CMOS termometre, Düşük Güç Bant Aralığı, LSI, Sıcaklı Sen-
sörleri, Gerilim Referansları
To Allah, the creator.
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Chapter 1
Motivation
1.1 Thesis Motivation
 In modern technology, there is a big demand for CMOS based temperature sensors
to be used in thermal management. These solutions are used in various fields such
as industrial, medical, space and defense systems.
 A wide use of temperature sensors are built on bipolar junction based transistors
(BJTs).
 The accuracy of BJT sensors are usually limited due to the effect of saturation
currents. In addition, they usually require more power and are bulky.
 CMOS based thermometer designs which have less complexity and low power, have
been explored in this design.
 Additionally, design of BGRs were explored to be used with the temperature sensor
as a reference.
 Main design consideration for the BGR is to achieve low power operation in the
micro or nano-watt region for smart sensors or medical applications.
 Two BGR designs are proposed that meet the target specifications.
1
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1.2 Thesis Objective
The main objective of this thesis is to develop a CMOS thermometer sensor and a
bandgap circuit with new proposed designs to reduce the power consumption and the
area of the chip. The proposed CMOS thermometer sensor enunciates a linear charac-
teristics between temperatures range from −40◦C to 125◦C with inaccuracy of 3◦C. This
circuit operates from voltage supply ranges from 0.6 to 0.8V and with a static power
consumption of 64nW at typical 27◦C. The circuit utilizes the temperature dependency
of threshold voltage of MOSFET. Results of the sensor are verified across different cor-
ners and mismatches with Monte Carlo simulations. In the second part of the thesis,
two low power bandgap reference (BGR) circuits designs in CMOS 65nm technology,
which are optimized for low power and area, are presented. First Design can generate a
reference between temperature ranges −40◦C to 125◦C with 2mV inaccuracy. Tempera-
ture Coefficient for this design is around 62ppm/◦C and the PSRR is 57dB @ 1 KHz in
the supply range from 1V to 2V. The design consumes 5µW in the whole temperature
range. Second design works in the same temperature range of −40◦C to 125◦C with an
uncertainty of 8mV. Temperature coefficient is approximately 111ppm/◦C and the PSRR
is 33.3dB @ 1 KHz between 1.2V to 2V supply voltage range. Power consumption is less
than 1µW and requires much less area compared to the first design. Both designs are
simulated using Cadence spectre using UMC 65nm CMOS technology.
1.3 Thesis Organization
This thesis is organized as follow; Chapter 2 reviews the CMOS based conventional low
power thermometer sensors. In addition, it also analyzes the design of bandgap circuits.
Chapter 3 proposes the low power thermometer design. Chapter 4 explains the design
of the low power bandgap circuit designs. Chapter 5 concludes this work, summarizes
the results, and recommends future work for these systems.
Chapter 2
Introduction
2.1 SoC based CMOS Thermometer Sensors
2.1.1 On-chip Thermometer Sensors
Thermometer sensors are often used to measure the temperature in analog or digital de-
vices. There are different types of temperature sensors used in market today. Previously,
off chip components such as thermocouplers and RTDs were commonly used for sensing
temperature [1]. However, mostly integrated CMOS Sensors are used recently due to
their low cost, low power consumption and small area requirements.
2.1.2 Conventional CMOS Based Temperature Measurement
A literature survey illustrates in CMOS technology, different kinds of temperature sen-
sors have been focused in CMOS technology. Most customary temperature based sen-
sors are constructed on bipolar junction transistors (BJTs) [2]. These measuring device
estimates temperature by relating a temperature-dependent voltage to a temperature-
insensitive voltage. These two voltages are generated by means of two appropriately-
defined temperature features of a vertical PNP transistor. First is the complementary-
to-absolute temperature (CTAT) aspect of the base to emitter voltage VBE and Second
is the proportional-to-absolute temperature (PTAT) element of the difference between
two base to emitter voltages VBE . The accuracy of BJT sensor is limited by effect of
saturation currents that leads to errors of few degrees. In addition, it requires more
3
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power consumption and area. For this project, the topologies of CMOS designs have
been selected on the basis of their less complexity and low power consumption. Out of
these topologies, two CMOS designs [3, 4] are shown in Figure 2.1. Sensitivity, which
is change in output voltage with respect to the change in temperature is an important
key performance indicator (KPI) for our design. After simulating, we decided against
the use of these two circuits due to their high sensitivity limitation while reducing power
which is more than 2mV. To overcome this constraint, a new design has been proposed
with low temperature sensitivity which will be discussed in Chap 3.
Figure 2.1: First design uses two-transistor topology with source degeneration and
second design uses PMOS active loads with two outputs VNTC and VPTAT[5].
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2.2 Voltage Reference Circuit
2.2.1 Bandgap Reference Circuit
BGRs are one of the basic building blocks of analog, digital and mixed-signal designs.
They provide a constant reference voltage for Opamps, LDOs and ADCs regardless of
temperature, supply and process variations. There is an enormous demand of low power
CMOS BGR circuits due to their use in power management units in RF receivers and
transmitters. Literature survey shows that various types of BGRs have been designed in
the past. Here Brokaw and classical Widlar BGR circuits are worth-mentioning [6, 7].
2.2.2 Conventional CMOS based BGRs
Most conventional design for CMOS based BGR is shown in Figure 2.2. However, this
design is not suitable for ultra-low power and low area solutions. Our main design
consideration is to achieve low power even at the cost of larger chip area. We require
it to operate in few µ Watts or Nano-Watt range for smart sensors or medical sensors.
Conventional designs use relatively high power and large resistors to achieve voltage
reference functionality [8]. It produces a voltage of bandgap energy of silicon i.e 1.2V.
Figure 2.2: Conventional CMOS bandgap design using BJTs and resistors.
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2.3 Parameters Defining Both Thermometer Sensors and
Bandgaps Circuits
2.3.1 Temperature Coefficient (TC)
It is the stability of the generated bandgap Voltage with respect to temperature. The
principle of bandgap designs is to equalize the negative (TC) of PN junction with the
positive (TC) of the thermal Voltage VT . TC is measured in ppm/◦C.
2.3.2 Power Supply Rejection Ratio (PSRR)
It is the ability of the bandgap to maintain its output voltage against the changes in
voltage supply. PSRR is measured in decibels (dB).
2.3.3 Supply Independent Variation
It is the same as Power Supply Rejection Ratio. Cadence parametric analysis has been
used to show the behavior of the bandgap circuits in terms of supply independent vari-
ation.
2.3.4 Temperature Inacccuracy
The maximum inconsistency from the real value at a certain temperature in a specific
range of the thermometer sensor is called the Inaccuracy of the thermometer. This
is usually corrected with one point or two point calibration methods. Temperature
inaccuracy is measured in degrees Celsius.
2.3.5 Variation Across Process Corners
Corner analysis is the method widely used to simulate and check the design perfor-
mance for process and parameter variations. Predefined parameter sets (corner models)
representing the worst case combinations in terms of circuit parameters are used. The
disadvantages of corner analysis include: a) the designer may not know what the critical
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corners are in terms of mismatches and correlation parameters b) the possibility that
a design may function satisfactorily at the corners but fail within the envelope of the
corners [9].
2.3.6 Monte Carlo Simulations
The designer can choose between two non-identical types of parameter variation or use
them in conjunction with each other.
Process: This type of Monte Carlo mode simulates the deviation of the electrical param-
eters originated by unavoidable process instabilities in production. These instabilities
disturb all the devices in a circuit in the same manner. Therefore, the process param-
eters, which are randomly selected in each simulation run, are globally allocated to all
device instances in a design.
Matching: The type of variation processes statistical dissimilarities between matched
designed devices, which is produced by roughness of edges, variation in doping, effects
of boundary, etc. A device with each and every instance owns that takes an individual
random value around typical mean. Matching parameters are derived from real measure-
ments of special test typologies circuits that are designed in an optimal way with respect
to perfect matching.
Chapter 3
Low Power Thermometer Sensor
This chapter briefly presents the main blocks for low power thermometer design that
uses common source degeneration topology[10]. Our purpose is to design the circuit at
ultra-low power with decent performance.
3.1 Proposed thermometer Sensor
The design contains two parts. First part consists of the startup circuit and the second
part contains the sensing circuit.
3.1.1 Start-Up Circuit
In transient operation, the sensor works in a stable operating region and there are two
regions of operation that satisfy this. One is the normal condition when constant DC
voltage supply is applied and all the transistors are in active mode to allow the proper
functioning of the sensor. The second region is unusual zero current operation. This
condition also remains stable and the VREF output becomes 0V. In order to avoid this
zero current operation, additional circuitry is used to disrupt this condition. This ad-
ditional startup circuit does not affect the normal operation of the sensor and turns off
after startup.
8
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3.1.2 Sensing Mechanism
For our selected design proposed in Figure 3.1, we obtain current which has a linear
relation with varied temperature as shown in Eq.3.1. This is achieved by using a PTAT
current source with a resistor Rs. Due to the design’s lower voltage characteristics
of 0.6V, thin oxide LVT of 0.2V threshold voltage are preferred to overcome the low
headroom limitation. In addition to minimize the short channel effects, devices with
long channels are chosen. Transistors M1 and M2 are sized in such a way that their
drain-source voltages (VDS) are more than 3φt (φt=kT/q), known as the sub threshold
VTH MOSFET saturation region.
For VDS > 3φt (φt=kT/q), The current at drain ID is given by:
ID = Ioexp((VGS − VTH)/nφt)) (3.1)
where Io is the current at drain side when gate-source voltage (VGS) equals VTH :
Since
Io = µoCox(W/L)(n− 1)φt (3.2)
W and L are the channel width and length, µo is the mobility of the carrier,n is the
subthreshold slope factor and Cox is the capacitance of gate oxide. Using Kirchhoffâs
voltage law:
VGS1 = VGS2 + IOUTRS (3.3)
Substituting the value of ID from Eq. 3.1 in Eq. 3.3, we get
nφtloge(IREF /Io) + VTH1 = nφtloge(IOUT /KIo) + VTH2 + IOUTRS (3.4)
In order to make the currents equal, we have VTH1 = VTH2 , IREF = IOUT
Therefore,
IOUT = nφtloge(K/RS) (3.5)
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So the output voltage depends upon the Iout as given below,
VREF = VOV 2 + IOUTRS (3.6)
Where K is the constant value to keep the currents equal. VOV 2 is overdrive voltage
of M2 in subthreshold region. Comparing it to conventional PTAT designs discussed in
Chapter 2, the sub-VTH voltages allows the use of comparatively smaller resistor [10].
To generate currents in the region of nano nAmperes, a 450K polysilicon resistor RS is
used. The absolute temperature dependence of φt provides a PTAT IOUT current.
Figure 3.1: Proposed design of temperature sensor.
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3.1.3 Complete Schematic Using Start-Up
The startup circuit for our proposed design is composed of transistors M5-M9. The sizes
of M7-M9 are intentionally kept small to increase the On-resistance and a high voltage
amount drops across them during normal operation of the circuit. For zero current
operation, the gate voltages of M3-M4 are pulled to VDD and the gate voltages of M1-
M2 are pulled to GND. This makes the drain of transistor M6 approach VDD, which
in turn sets M5 on, therefore, transistors M3 M4 start conducting. Figure 3.2 shows
complete schematic with the startup circuit. The Startup circuit is integrated with the
main thermometer design. The design was simulated for supply voltages from 0.6 to
0.8V.
3.1.4 Simulation Results
This section contains the process variations and Monte Carlo simulation results for our
proposed thermometer sensor. All the simulation results have been plotted using UMC
65nm Technology.
3.1.4.1 Process Corners
In order to see the response of the circuit across process corners of SS, TT and FF,
the temperature was swept from −40◦C to 125◦C for three supply voltages 0.6V, 0.7V
and 0.8V. The output voltage ranges between 370mV and 740mV in these simulations
simulations as shown in Figure 3.3. The circuit was able to maintain its direct propotional
relation between output voltage and temperature across the whole temperature range.
Sensitivity of the sensor is around 2mV per degree celsius.
3.1.4.2 Monte Carlo Results
The Monte Carlo simulation were run with 100 points at typical 27◦C using three supply
voltages that are 0.6V,0.7V and 0.8V. Figure 3.4 shows the mean value and the standard
deviation for the output voltage. The mean voltage are measured to be 452mV, 547mV
and 643mV respectively with the standard deviation of around 8mV for all values.
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Figure 3.2: Proposed design of temperature sensor with startup circuit.
Figure 3.5 shows the direct relation of Output voltage curves over the entire temperature
range in Monte Carlo simulations.
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Figure 3.3: Proposed corners results of sensor output voltage with respect to tem-
perature. Supply voltage sweeps from 0.6 - 0.8V. The headroom for output voltage is
in between 370 - 740mV at TT, FF and SS corners.
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Figure 3.4: Process and mismatches of output voltage run at 27◦C with 100 points
Monte Carlo simulations defining standard deviation (Histogram Plots).
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Figure 3.5: Process and mismatches of output voltage curves run at 27◦C with 100
points Monte Carlo simulations. The supply voltage is 0.6, 0.7 and 0.8Volts.
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The temperature inaccuracy of the sensor is shown in Figure 3.6. When the temperature
sensor is modeled with a straight curve using the minimum and the maximum values,
the inaccuracy of the sensors was determined to be less than 3◦C. The layout of our
proposed thermometer sensor is shown in Figure 3.7. The area of our sensor is 42um by
18um which is equal to 756um2.
Figure 3.6: Inaccuracy of the temperature sensor is approximately 3◦C.
Figure 3.7: Process layout of the proposed thermometer sensor(Area = 756um2).
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The performance of the proposed thermometer sensor is compared with other published
work in Table 3.1 of our work is given as follows:
Table 3.1: System Performance Comparison of thermometer Sensor.
References [11] [12] [13] [14] This work
CMOS
Tech.(nm)
180 180 180 65 65
Supply (V) 1.2 1.2 1.2 1 0.6 - 0.8
Sensitivity
(mV/C)
- - - - 2
Inaccuracy (C) (+1.3/-
1.4)
(+1.5/-
1.4)
(+0.5/-
0.5)
(+1.5/-
1.5)
(+3.5/− 3.5)•
Temp.Range (C) (0 -
100)
(0 -
100)
(0 -
100)
(0 -
110)
(-40 - 125)
Power Cons (W ) 65n 71n 20u 500u 64n(0.6V)
• Simulated Results.
Chapter 4
Low Power Bandgap References
4.1 Proposed Bandgap Design
This part explains the designs of two separate bandgap circuits. Both designs utilize
startup circuits for zero current state operation. The first design is a sub-1V bandgap
reference and the other is known as subthreshold bandgap voltage reference.
4.1.1 Sub-1V Bandgap Reference
The startup for our proposed design comprises of transistors M8 through M11. Out of
these, M8 and M9 perform the role of inverter. The size of M8 is intentionally kept
large to decrease the On-resistance for a minimum voltage drop across it during normal
operation of the circuit. The chain of series connected transistors (M9) are designed
to have high impedance which results in high voltage drop across it. For zero current
operation, the gate voltages of M5 - M7 and M8 are pulled to VDD, making them high
impedance. Consequently, output of the inverter comprising of M8 and M9 pulled down.
This turns on M10 and M11 which forces the injection of current by M11 in the bandgap
core and by M10 in operational transconductance amplifier (OTA). The drain voltage of
M5 increases and the OTA starts to operate. In return, the OTA pushes the drain voltage
of M6 to increase by pulling down the gate voltages of M5 - M7. As the gate voltage of
M8 reduces, it causes the drain voltages of M8 and M9 to increase and therefore M10
and M11 cuts off.
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The proposed design for the first bandgap reference circuit is shown in Figure 4.1 which
includes a number of features. Firstly, the design has a lowered power consumption due
to reduction of power supply to as low as 1V [15, 16]. The design consists of BJTs which
helps in achieving a low temperature coefficient (TC).
Another feature of the proposed design is its low area occupies due to the utilization of a
relatively smaller resistor compared to traditional design as discussed earlier in Chapter2.
The minimum supply voltage is limited to 1V in this design. If the supply voltage
falls below this minimum requirement, the voltage across the bandgap bias transistor
(M5-M6) does not allow the BJT to operate in active mode. In order to generate the
Bandgap output voltage, VREF , both PTAT and CTAT voltages are combined. The
CTAT component is generated by the VBE of Q1 and the PTAT component is generated
by the difference in VBE of Q1 and Q2.
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Figure 4.1: First projected design sub-1V bandgap reference circuit. It consumes
5uW power at 27◦C Temperature.
The two BJTs in the circuit Q1 and Q2 act as a pn-junction diodes. The general diode
equation for the current is given by
ID = ISexp
(
qVBE
KT
)
(4.1)
For a unit size diode,
VBE = VT ln
(
ID
IS
)
(4.2)
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For N unit diode,
VBE = VT ln
(
NID
IS
)
(4.3)
The difference in the two VBES is defined as,
∆VBE = VBE1 - VBE2
∆VBE = VT ln(N ID1/IS)- VT ln(N ID2/IS). By solving this equation, we get
∆VBE = VT lnN (4.4)
If R1 = R2, the OTA tries to to keep the Voltages A and B equal.
VA = VB (4.5)
Setting R1 = R2, also causes the currents in the two branches of the bandgap to be
equal. As I3 is mirror of I1 and I2,
I1 = I2 = I3 (4.6)
Furthermore, the following currents are set equal as well.
I1A = I2A (4.7)
I1B = I2B (4.8)
Then, we can conclude from the schematic that,
I2A =
(
∆VBE
R0
)
(I2A ∝ VT ) (4.9)
I2B =
(
VBE1
R1
)
(I2B ∝ VBE1) (4.10)
I2 = I2A + I2B (4.11)
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Therefore, we can calculate the reference voltages VREF as,
VREF = (R3)(I3) (4.12)
VREF = (R3)
(
∆VBE
R0
+
VBE1
R1
)
(4.13)
Or
VREF = (R3)
(
VT lnN
R0
+
VBE1
R1
)
(4.14)
Eq. 4.14 presents the generated bandgap voltage. The bandgap uses symmetrical op-
erational transcondactance amplifier (OTA) which has input common mode of around
700mV. The output voltage of the OTA drives all the PMOS transistors in the bandgap
circuit. The loop gain Av and gain bandwidth product GBW of the symmetrical OTA
are calculated as [17],
AV = gm1BRM4 (4.15)
GBW =
Bgm1
2piCL
(4.16)
where gm1 is the transcondance of input transistors.
B is the width multiplier.
RM4 is the impedance at the drain side of input transistor M2.
and CL is the capcitances seen at the output of the OTA.
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4.1.1.1 Simulation Results
The stability of the Opamp used in the bandgap shown in Figure 4.1 was verified in
spectre simulations. Using the stability analysis, the loop gain is 40db and phase margin
is 61degree as shown in Figure 4.2.
Figure 4.2: Loop gain and loop phase of the operational transconductance amplifier.
The OTA has a gain of 40dB and 61◦ phase margin at 1.02MHz frequency.
The temperature is swept across the whole range of −40◦C to 125◦C and the output
reference voltage fluctuates between 498mV to 500mV (∆V=2mV). This yields in the
temperature coefficient of the bandgap circuit around 62ppm/◦C, as shown in Figure4.3.
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.
Figure 4.3: Temperature coefficient of bandgap circuit is approximately at 62ppm/◦C
with a temperature variation of 2mV.
In order to simulate the Power Supply Rejection Ratio, 1V AC voltage was applied on
top of the supply voltage. PSRR of the circuit is 57 dB at low frequencies as shown in
Figure 4.4.
Figure 4.4: The power supply rejection ratio is -57dB at 1 KHz frequency.
The supply independent variation was also simulated for the circuit. For this simulation,
parametric analysis was used for determining the variation in output voltage, as the
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supply changes from 0 to 2.0V. The output voltage remains stable around 500mV with
an error of 0.5mV at typical 27◦C as shown in Figure 4.5
Figure 4.5: The supply independent output voltage variations is around 0.5mV at
27◦C typical corner .
This circuit was also tested in transient operation to check the output when the supply
is raised from 0 to full value in 100us and 10ns respectively. Figure 4.6 shows the settling
of the output voltage for different process corners. The simulation was repeated with
Monte Carlo mismatches and in all cases the output settles down successfully as shown
in Figure 4.7.
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Figure 4.6: Process corners at 10nsec and 100usec rise and fall time in transient
simulation for VREF
Figure 4.7: Monte Carlo transient operation for VREF
Chapter 4. Low Power Bandgap References 27
4.1.2 Subthreshold Bandgap Reference
The startup circuit for our proposed design comprises of transistors M15-M20 of which,
M17-M18 make up the first inverter and M19-M20 make up the second inverter. The size
of M17 is intentionally kept large to decrease the on-resistance. This causes minimum
voltage drop across it during normal operation of the circuit. The chain of series con-
nected transistors (M18) have high impedance which results in high voltage drop across
it. For zero current operation, the gate voltages of M12-M13 are pulled to VDD which
results in the output of first inverter (M17-M18) to be low and the output of the second
inverter becomes VDD. This makes the transistors M15-M16 to turn on which in turn
decreases the gate voltages of M10-M11. As M15 turns on, the input of first inverter
goes low, which causes the output of second inverter to go low, therefore M15 and M16
are turned off in response.
This design uses less current while generating acceptable temperature coefficient. All
the transistors work in subthreshold regions and the design is resistorless, achieving
the functionality with less area and power consumption. The design incorporates a
combination of CTAT and PTAT voltages Of which, CTAT voltage is generated from the
threshold voltage of MOSFET M3 while PTAT is produced by self-cascode configuration
from M4 through M9 in bandgap part [18, 19]. The output voltage is obtained by adding
gate source voltages of M3, M5 and M7 transistors and subtracting those of M4, M6, M8
and M9 [20, 21]. This produces a VREF output voltage of 925mV. The supply voltage
used here is 1.2V for good PSRR and there is no need to use an OTA in this design.
Figure 4.8 shows the circuit schematic of our proposed design.
The working principle can be explained as follows:
The subthreshold drain current ID of a MOSFET is given as,
ID = KIoexp
(
VGS − VTH
ηVT
)(
1− exp
(−VDS
VT
))
(4.17)
Also,
Io = µoCox
(
η − 1
)
V 2T (4.18)
For VDS > 0.1V. current ID is independent of VDS and is given by,
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ID = KIoexp
(
VGS − VTH
ηVT
)
(4.19)
From the schematic, we have
VGS1 = VGS2 + VDSM14 (4.20)
The Currents IP in M1 and in M2 are equal to each other and Eq. 4.18 can be rewritten
as,
VDSM14 = ηVT ln
(
K2
K1
)
(4.21)
The resistance of the MOS M14 is approximated as,
RM14 =
1
KM14µoCox(VREF − VTH) (4.22)
From Eq. 4.18, Eq. 4.19 and Eq. 4.20, the expression for IP can be written as,
IP =
VDSM14
RM14
(4.23)
Or
IP = KM14µoCox(VREF − VTH)ηVT ln
(
K2
K1
)
(4.24)
The output reference voltage of the circuit is generated from coupled transistors of M3
to M9. Therefore,
VREF = VGS3 − VGS4 + VGS5 − VGS6 − VGS8 − VGS9 + VGS7 (4.25)
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Transistor M14 acts as current controlled resistor while threshold voltage of transistor
M3 manifests as CTAT. In addition, transistors from M4 through M9 function as PTAT
of the bandgap circuit. Therefore, reference voltage VREF can written as
VREF = VGS3 + ηVT ln
(
2K4K6K8K9
K5K7
)
(4.26)
Or
VREF = VTH + ηVT ln
(
3IP
K3IO
)
+ ηVT ln
(
2K4K6K8K9
K5K7
)
(4.27)
Eq.4.27 shows that output voltage is the addition of the gate source voltage VGS3 and the
thermal Voltage VT scaled through transistor aspect ratios. Because VTH has a negative
temperature coefficient TC and VT has a positive temperature coefficient TC. Hence,
we can get output reference voltage VREF independent of temperature by adjusting the
transistor sizes.
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Figure 4.8: Second projected design subthreshold bandgap reference circuit. It con-
sumes approximately 1uW power consumption at 27◦C temperature.
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4.1.2.1 Simulation Results
The temperature was swept across range of −40◦C to 125◦C to observe the dependence
of the output voltage and it ranges between 925mV to 933mV (∆V=8mV). This results
in the temperature coefficient of the bandgap circuit of around 111ppm/◦C, as shown in
Figure 4.9
Figure 4.9: Temperature coefficient of bandgap circuit is approximately at
111ppm/◦C with a temperature variation of 8mV.
To plot power supply rejection ratio, 1V AC voltage was applied on top of the supply
voltage. The gain from the supply to the output, which shows that the PSRR value is
33dB as shown in Figure 4.10.
The supply independent variation was also simulated for the circuit. For this simulation,
parametric analysis was used to determine the variation in output voltage as supply
changes from 0 to 2.0V. The output voltage remains stable around 925mV with an error
of 6mV at typical 27◦C as shown in Figure 4.11.
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Figure 4.10: The power supply rejection ratio is 33.3dB at 1 KHz frequency.
Figure 4.11: The supply independent output voltage variations is around 6mV.
The performance of the proposed Bandgap circuit is compared with other published
works in Table 4.1 below.
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Table 4.1: System Performance of Comparison of Proporsed Bandgap Circuits.
References [22] [23] [24] [25] This work
CMOS Tech.(nm) 180 180 180 180 65
Supply (V) 1.8 1.1 0.8-2.5 1.2 1∗ | 1.2†
Power Cons (µW ) 12 21 3.3 43.2 5∗ | 1†
Temp. Coeff (ppm/C) 65 6.5 271 4.5 62∗ | 111†
PSSR (dB) 40 - - - 57∗ | 33.3†
VREF (mV) 266 1012 221 767 500∗ | 925†
∗ Sub-1V bandgap voltage reference.
† Subthreshold bandgap voltage reference.
Chapter 5
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5.1 Conclusion and Future Work
This thesis presents the design of a thermometer circuit that utilizes a Bandgap refer-
ence for low cost, low power applications. The design pronounces a linear characteristics
between temperatures range from −40◦C to 125◦C with an inaccuracy of less than 3◦C.
This circuit works in supply ranges from 0.6 to 0.8V with a static power consumption of
64nW at typical corner and 27◦C. Results of the sensor are verified at different process
corners and with mismatches. Two BGR designs are proposed and designed to operate
with the temperature sensor. First design attains an inaccuracy of 2mV for temperature
ranges from −40◦C to 125◦C. temperature coefficient of around 62ppm/◦C is achieved.
The PSRR of this design is 57dB at 1 KHz in the range from 1V to 2V.Power Consump-
tion is around 5µW . Second design operates under the same temperature range of −40◦C
to 125◦C with an error of 8mV. Temperature coefficient is approximately 111ppm/◦C.
The PSRR is 33.3dB at 1 KHz between 1.2V and 2V supply range and the power con-
sumption is less than 1µW . The schematics, simulations and post-layout are done with
Cadence design tools using UMC 65nm CMOS technology.
The next step for this work is to reduce inaccuracy of thermometer sensor by using any
calibration methods.The sub threshold bandgap circuit requires more PSRR and less
temperature coefficient and supply limitation.
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